Seattle Pacific University 2015 - 2016 Undergraduate Time Schedule
Time Schedule Home :: 2011-2012 Catalog Home

         << Previous Page | View Next Year's Schedule

EE 1210: Introduction to Logic System Design
Introduction to digital logic design including combinational and sequential logic design. Combinational logic covers truth tables, Boolean algebra, logic gates, Karnaugh maps, multiplexers, decoders, encoders, programmable logic and memories. Sequential logic covers latches, flip-flops, clocks, registers, counters, finite state machines, CPLDs and FPGAs. Special emphasis is placed on design techniques. Laboratory exercises include designs using both discrete gates and FPGAs. Extra fee.

TermCRNCredits Instructor(s)DaysTime DatesLocationFeesOpen
Autumn 1282 5 Don Peter
M,W,F
Final: M
8:00AM-9:20AM
8:00AM-10:00AM
09/28-12/04
12/07-12/07
Otto Miller Hall 225
Otto Miller Hall 225
$5 - Add to Outlook
Grade Modes: (Default) Normal Grading, Audit, Pass/No Credit Instructional Methods: Traditional Note: Full Term
Autumn 7623 5 Don Peter
Arranged
Online-
09/28-12/04
**Online
$5 - Add to Outlook
Special Approval: Instructor Permission Required Grade Modes: (Default) Normal Grading, Audit, Pass/No Credit Instructional Methods: Online Note: Full Term
Winter 28285 5 Don Peter
M,W,F
Final: Tu
8:00AM-9:20AM
8:00AM-10:00AM
01/05-03/11
03/15-03/15
Otto Miller Hall 225
Otto Miller Hall 225
$20 - Add to Outlook
Grade Modes: (Default) Normal Grading, Audit, Pass/No Credit Instructional Methods: Traditional Note: Full Term
Winter 28286 5 Don Peter
Arranged
Online-
01/05-03/11
**Online
$20 - Add to Outlook
Special Approval: Instructor Permission Required Grade Modes: (Default) Normal Grading, Audit, Pass/No Credit Instructional Methods: Online Note: Full Term



Copyright © 2016 Seattle Pacific University.
Web Content Disclaimer.
General Information: (206) 281-2000
3307 Third Avenue West, Seattle, WA 98119-1997, U.S.A.

How did this page do?
Click here to rate it!